


# Electroplating & Lithography as Techniques to mass-produce Micro-Targets



# Sequential & Parallel Target Production

## Lithography:

sequentially written  
(structured) mask

Information / structure  
→  
Imaging: Photons

## Electroplating:


sequentially manufactured  
structured electrode

Information / structure  
→  
E-field: Ions

Individual process steps  
applied to a great number  
of targets in parallel  
Individual process steps  
applied to a great number  
of targets in parallel



# Electroforming / Plating



- Individual ions move along E-field lines
- Local growth rate  $\sim$  to E-field strength
- Either anode or cathode can be the sample to be shaped

**Homogeneous 2D-layer:** Smooth E-field configuration




**Inhomogeneous deposition: 3D-structure**

- Specifically shaped electrode
- Small distance between electrode and substrate




**How to predict the surface shape change?**

# Simulating the Plating Process: Comsol




- Define the geometry (CAD import)
- Set domain & boundary conditions: electrolyte conductivity / source current, etc.
- Define boundary growth rate  $\dot{x}_m = K \times J_n = 2.88 \frac{\text{nm}}{\text{s}}$

$$K[\text{m}^3/\text{C}] = \frac{10^{-6}}{\rho[\text{g}/\text{cm}^3]} \frac{A_r[\text{g}/\text{mol}]}{N_A[1/\text{mol}]} \frac{1}{Z e[\text{C}]}$$



$$J_n[\text{C} / \text{s m}^2] = 30 \frac{\text{A}}{\text{m}^2}$$

- Meshing for the finite element solver






- Solve for the electric field / current density distribution:

$$-\nabla \cdot (\sigma \nabla V - \vec{J}) = Q_j$$





# Simulating the Plating Process: Comsol




- Iterative process:
  - Geometry changes at each time step
  - E-field & local current density changes
- Deformable mesh
- Monitor the mesh quality:
  - remesh, if necessary




# Calculation: R=1 mm rod / distance 1 cm



# Calculation: Dimple on a foil target



# Calculation: Dimple on a foil target






# Electroplating & Lithography

**Requirement & Opportunity for plating: Substrate needs to be conductive!**

- Protective layer of non conductive material: Photo resist.
- Photo resist can be structured: Photo lithography
- Plate 3D structures with high aspect ratio

Simple example process:


Mask & exposure  
Resist  
Au seed layer  
Si-wafer



Develop  
&  
Plate





Remove resist



50 µm tall Cu pins  
@ micro-chem.com

# First experimental tests at TFG



- 3" Si-wafer
- Sputtered with 20nm Cr layer (adhesion)
- Sputtered with 50nm Au seed layer
- Spin-coated with 10 $\mu$ m photo resist (SU8)
- Exposed with UV-light / dot mask / developed



150  $\mu$ m Dot

# Touch probe: Section profile

Resist:  $10\mu\text{m}$






**Alpha-Step IQ**



Science & Technology Facilities Council  
**Central Laser Facility**

# Touch probe: Section profile

Plated: 2  $\mu\text{m}$



**Alpha-Step IQ**





Science & Technology Facilities Council  
**Central Laser Facility**

# Gold plated Pins on a Wafer Substrate

## 3-Dimensional Interactive Display

Date: 10/23/2008

Time: 12:53:12



150  $\mu\text{m}$  dot  
8  $\mu\text{m}$  height on Au foil



# Thanks

- Christopher Spindloe
- Donna Wyatt
- Hazel Lowe
- Ian East
- Martin Tolley

